An Implementation of a Predictable Cache-coherent Multi-core System