A structured design methodology for high performance VLSI arrays