Modeling and Layout-based Benchmarking of Emerging Post-CMOS Devices