A Multi-Loop Calibration-Free Phase-Locked Loop (Pll) For Wideband Clock Generation