Heterogeneous Multi-Pipeline Application Specific Instruction-Set Processor Design And Implementation