A low-power subranging oversampling two-stage SAR ADC design