Physical and Circuit Compatible Modeling of VLSI Interconnects and Their Circuit Implications